



# Lab 4: Simple MicroBlaze Hardware Design

Targeting MicroBlaze<sup>TM</sup> on Spartan<sup>TM</sup>-3E Starter Kit







# Lab 4: Simple Hardware Design Lab

#### Introduction

This lab guides you through the process of using Xilinx Platform Studio (XPS) to create a simple processor system targeting the Spartan-3E Starter Kit

#### **Procedure**

The following diagram represents the completed design (Figure 1-1).




Figure 1-1. Completed Design

In this lab, you will use the BSB of the XPS system to create a processor system consisting of the following processor IP (**Figure 1-2**):

- MicroBlaze (version 7.1)
- PLB MDM
- LMB BRAM controllers for BRAM
- BRAM
- UART for serial communication
- GPIO for LEDs
- MPMC controller for external DDR\_SDRAM memory








Figure 1-2. Processor IP

This lab comprises three primary steps:

- 1. Create a project using the Base System Builder
- 2. Analyze the created project
- 3. Test in hardware





#### Creating the Project Using the Base System Builder Step 1



Launch Xilinx Platform Studio (XPS) and create a new project. Use Base System Builder to generate a MicroBlaze system and memory test application targeting the Spartan-3E starter kit.

- Open XPS by selecting Start → Programs → Xilinx ISE Design Suite 10.1 → EDK → Xilinx Platform Studio
- 2 Leave the default Base System Builder option and click OK to start the wizard (Figure 1-3). If you clicked cancel, you can select File → New Project and the same dialog box will appear.




Figure 1-3. New Project Creation Using Base System Builder

Browse to c:\labs directory, create a new folder called *lab4* and select it, and click **Open** followed by click **Save** (**Figure 1-4**). Click <OK>.




Figure 1-4. Assigning Project Directory

Select the I would like to create a new design option in the Welcome to Base System Builder dialog box and click Next.





- In the Select Board dialog box, specify the settings below (Figure 1-5) and click Next to continue.
  - o Board Vendor: Xilinx
  - o Board Name: Spartan<sup>TM</sup>-3E Starter Board
  - Board Revision (Verify on board): D




Figure 1-5. Select Board Dialog Box

In the Select Processor dialog, leave the default MicroBlaze option (Figure 1-6) and click Next.




Figure 1-6. Select Processor Dialog Box

- In the Configure Processor dialog box (Figure 1-7), leave the default settings (see below) and click Next.
  - o Reference Clock Frequency: 50 MHz





- This is the external clock source on the board you are using. This clock will be used to generate the processor and bus clocks.
- Processor –bus Clock Frequency: 50 MHz
- o Debug Interface: On-Chip H/W debug module
- o Local Data and Instruction Memory − 16 KB
- o Cache Setup: Enable unchecked




Figure 1-7. Configure Processor Dialog Box



Select and configure the LEDs\_8Bit, RS232\_DCE, and DDR\_SDRAM as the only external devices. Generate the memory test sample application and linker script.

- In the Configure IO Interfaces dialog, select and configure the RS232\_DCE, LEDs\_8Bit and DDR\_SDRAM peripherals as shown below, leaving the rest of the peripherals unchecked.
  - RS232\_DCE: XPS UARTLITE, 115200 baud rate, 8 Data bits, no interrupt, no parity (Figure 1-8)
  - o LEDs 8Bit: XPS GPIO. No interrupt (Figure 1-9)
  - o DDR SDRAM: MPMC Controller (Multi-Port Memory Controller)







Figure 1-8. Configure RS-232 DCE



Figure 1-9. Configure XPS GPIO




Figure 1-10: Configure DDR\_SDRAM with MPMC Controller

② Click Next until the Add Internal Peripherals dialog is displayed, making sure that none of the other devices are selected

At this point you could click **Add Peripheral** to add additional internal peripherals, but you will see an alternative method in the next lab for adding internal peripherals to an existing project.

- 3 Click **Next** to display the **Software Setup** dialog box.
- **4** Unselect Peripheral selftest (**Figure 1-11**) and click **Next**.








Figure 1-11. Software Setup Dialog Box

• Leave the default selections in the Configure Memory Test Application dialog (Figure 1-12) and click Next.




Figure 1-12. Configure Memory Test Application





• Verify the system summary in the System Created dialog (Figure 1-13) and click Generate




Figure 1-13. System Created Dialog Box

- Click Finish once the congratulations dialog box appears, indicating the files that BSB has created.
- In the Next Step dialog box, ensure Start Using Platform Studio is checked and click OK
  A Software Agreement dialog may appear if this is the first time the software is run
- **9** A System Assembly View1 will be displayed (**Figure 1-14**) showing peripherals and busses in the system, and the system connectivity.




Figure 1-14. System Created Dialog Box





#### **Analyze the Hardware**

Step 2



Generate a block diagram of the system and study the system components and interconnections. Look in the System Assembly View and analyze the bus and port connections. Run PlatGen to generate the system netlists (NGC) and review the generated files.

• Click on the **Block Diagram tab** to open a block diagram view (**Figure 1-15**) and observe the various components that are used in the design




Figure 1-15. Block Diagram View of the Generated Project

You can zoom in and out and use the scroll bars to navigate around the block diagram. You will see the MicroBlaze  $^{\text{TM}}$  processor, LMB controller and PLB bus connected to the MicroBlaze processor. In addition, you will see the I/O ports on the sides and legend at the bottom of the diagram.

2 In the **System Assembly View** click on plus button and observe the expanded (detailed) bus connection view of the system (**Figure 1-16**)








Figure 1-16. Detailed Bus Connections

• Click on the **Ports** filter and have an expanded view similar to **Figure 1-17.** This is where you can make internal and external net connections.








Figure 1-17. Ports Filter

• Click on the **Addresses** tab and have an expanded view similar to **Figure 1-18.** This is where you can assign base/high addresses to the peripherals in the system.




Figure 1-18. Assign Base/High Addresses





S Run PlatGen by selecting Hardware → Generate Netlist or click in the toolbar

#### **Test in Hardware**

Step 3



Generate bitstream and download to the board. Prior to download, the instruction memory (FPGA Block RAM) will be updated in the bitstream with the executable generated using the GNU compiler.

- Connect and power up the Spartan-3E starter kit
- ② Open a hyperterminal session (Figure 1-19)




Figure 1-19. HyperTerminal Settings

**Select Device Configuration → Download Bitstream** in XPS.

You should see the following output on hyperterminal

```
-- Entering main() --
Starting MemoryTest for DDR_SDRAM:
Running 32-bit test...PASSED!
Running 16-bit test...PASSED!
Running 8-bit test...PASSED!
-- Exiting main() --
```

Figure 1-20. HyperTerminal Output





# Adding IP to a Hardware Design Lab

Step 4

The purpose of this step is to extend the hardware design (Figure 1-21) created according to the following procedure

- 1. Add and connect GPIO peripherals in the system
- 2. Configure the GPIO peripherals
- 3. Make external GPIO connections
- 4. Analyze the MHS file
- 5. Add the software application and compile
- 6. Verify the design in hardware




Figure 1-21. Extend the System from the previous step

# Add and Connect GPIO Peripherals to the System Step 5



Add two instances of an XPS GPIO Peripheral from the IP catalog to the processor system via the System Assembly View.

XPS provides two methods for adding peripherals to an existing project. You will use the first method, the System Assembly View panel, to add most of the additional IP and connect them. The second method is to manually edit MHS file.

• Select the IP Catalog tab in the left window and click on plus sign next to General Purpose IO entry to view the available cores under it (Figure 1-22)








Figure 1-22. System Assembly View

- **2** Double-click on the **XPS General Purpose IO** core twice, to add two instances to the System Assembly View
- Change the instance names of the peripherals to **dip** and **push**, by clicking once in the name column, typing the new name for the peripheral followed by pressing Enter key

At this point, the System Assembly View should look like the following (Figure 1-23):




Figure 1-23. System Assembly View After Adding Peripherals

• Click once in **Bus Connection** column for the **push** and **dip** instances to connect them as slave devices to the PLB.





At this point, the Bus Connections tab should look like the following (Figure 1-24):




Figure 1-24. Bus Interfaces Tab showing Bus Connections to the Added Peripherals

Select the Addresses filter

You can manually assign the base address and size of your peripherals or have XPS generate the addresses for you.

- Click under the size column in the push and dip instances, change it to 64K, and hit Enter key
- Olick Generate Addresses (located on the right most end of the tabs) to automatically generate the base and high addresses for the peripherals in the system. The base address and high addresses will change as shown in Figure 1-25 below




Figure 1-25. Peripherals Memory Map





## **Configure the GPIO Peripherals**

Step 6



There are four push buttons and four DIP switches on the Spartan-3E starter kit. You will first configure the **push** and **dip** instances according to their sizes and direction, and then make external pin connections.

- Select the **Ports** filter in the toolbar of the System Assembly View
- 2 Double-click on the **push** instance to access the configuration window

Notice that the peripheral can be configured for two channels, but, since we want to use only one channel leave the **Enable Channel 2** *unchecked*.

• Click on the **GPIO Data Bus Width** down arrow and set it to **4**, you will use 4 push buttons on the Spartan-3E starter kit.

The settings for the Common parameters should be set according to Figure 1-26 below.




Figure 1-26. Configurable Parameters of GPIO Instance for Push Buttons

• Next click Channel 1 and set Channel 1 is Bi-directional to False and Channel 1 is input Only to True (Figure 1-27):








Figure 2-7. Setting Configurable Parameters for Push Buttons

**6** Set the same parameters for the **dip** instance, as performed for the push buttons.

#### **Make External GPIO Peripheral Connections**

Step 7



You will connect the **push** and **dip** instances to the push buttons and DIP switches on the Spartan-3E starter kit. In order to do this, you must establish the GPIO data ports as external FPGA pins and then assign them to the proper locations on the FPGA via the UCF file. The location constraints are provided for you in this section. Normally, one would consult the Spartan-3E starter kit user manual to find this information.

• Make the GPIO\_in port of the push instance as external by selecting Make External. You should see a new external net connection (Figure 1-28).








Figure 1-28. GPIO\_in Port Connection Added to push Instance

**2** Set the **GPIO\_in** port of **dip** as external.

The GPIO\_in ports of both **dip** and **push** are now connected externally on the FPGA (**Figure 1-29**).




Figure 1-29. Push and DIP Instances External Ports





• Click on the **system.ucf** file under the **Project** tab and add the following code to assign pins to push buttons (lab4 1.ucf).

```
613
614
      #### Pin location constraints for the push buttons
     NET push_GPIO_in_pin<0> LOC=V4 | IOSTANDARD = LVTTL | PULLDOWN ; # North Push Button
615
     NET push GPIO in pin<1> LOC=H13 | IOSTANDARD = LVTTL | PULLDOWN; # East Push Button NET push GPIO in pin<2> LOC=D18 | IOSTANDARD = LVTTL | PULLDOWN; # West Push Button
616
617
     Net push_GPIO_in_pin<3> LOC=V16 | IOSTANDARD = LVTTL | PULLDOWN; # Center Push Button
618
619
620
      #### Pin location constraints for the DIP switches
621
      NET dip_GPIO_in_pin<0> LOC=L13 | IOSTANDARD = LVTTL | PULLUP ; # Switch0
     NET dip_GPIO_in_pin<1> LOC=L14 | IOSTANDARD = LVTTL | PULLUP; # Switch1
      NET dip GPIO in pin<2> LOC=H18 | IOSTANDARD = LVTTL | PULLUP; # Switch2
     Net dip GPIO in pin<3> LOC=N17 | IOSTANDARD = LVTTL | PULLUP; # Switch3
```

Figure 1-30. UCF file (pin assignments).

Save the system.ucf and close it

#### Add Software Application and Compile

Step 8



Edit the existing c program to implement the functionality of push button and LEDs. Compile the program.

Olick on Applications tab and under Sources, edit the TestApp\_Memory.c file. A snippet of the source code is shown in Figure 1-31. This source code is defined from lab4 1.c.

```
#include "xparameters.h"
    #include "xgpio.h"
 3
    #include "xutil.h"
 4
 5
 6
    //----
 7
 8
9
    int main (void)
10
    {
11
       XGpio dip, push;
12
13
       int i, psb_check, dip_check;
14
15
       //xil printf("-- Start of the Program --\r\n");
16
17
       XGpio_Initialize(&dip, XPAR_DIP_DEVICE_ID);
18
       XGpio SetDataDirection(&dip, 1, 0xffffffff);
19
20
       XGpio Initialize (&push, XPAR PUSH DEVICE ID);
       XGpio SetDataDirection(&push, 1, 0xffffffff);
21
22
23
       while (1)
24
25
         psb check = XGpio DiscreteRead(&push, 1);
2.6
         xil_printf("Push Buttons Status %x\r\n", psb_check);
27
         dip check = XGpio DiscreteRead(&dip, 1);
         xil printf("DIP Switch Status %x\r\n", dip_check);
28
29
30
         for (i=0; i<999999; i++);
31
32
33 }
```

Figure 1-31. Snippet of source code.





- In the Application tab, double-click on compiler options to open the **Compiler Options** dialogue box.
- **4** In the Environment tab, select the option Use Default Linker Script.




Figure 1-32. Setting the Default Linker Script

**6** In the **Debug and Optimization** tab, set the optimization to **No Optimization**.

This will ensure that the **for loop** (used for software delay) in the source code is not optimized away.




Figure 2-13. Setting the Optimization level

• Click on to compile the source code. Make sure that it compiles error free





Note: This will automatically run LibGen to generate the required libraries if it has not been done already.

#### Verify the Design in Hardware

Step 9



Download the bitstream to the Spartan-3E xc3s500e device.

- Start a HyperTerminal session
- Baud rate: 115200
- Data bits: 8
- Parity: none
- Stop bits: 1
- Flow control: none
- 2 Connect and power up the Spartan-3E starter kit.
- **Select Device Configuration** → **Update Bitstream**

This may take a few minutes to synthesize, implement, and generate the bitstream.

**②** Download the bitstream by selecting **Device Configuration** → **Download Bitstream** 

**Note:** Once the bitstream is downloaded, you should see the DONE LED ON and a message displayed in HyperTerminal as shown in **Figure 1-34** 

DIP Switch Status 0
Push Buttons Status 0
DIP Switch Status 0
Push Buttons Status 0
DIP Switch Status 0
Push Buttons Status 0
DIP Switch Status 0

#### Figure 1-34. Screen Shot after the BitStream Downloading

• After pressing the **buttons** and toggling the **switches**, and you should see the corresponding values being displayed on the HyperTerminal (**Figure 1-35**)








Figure 1-35. Push button and DIP switch status displayed on hyperterminal

**6** Disconnect and close the HyperTerminal window, and also close XPS

# Adding Custom IP to an Embedded System Step 9

You will extend the hardware design by creating and adding a PLB peripheral (refer to MYIP in Figure 1-36) to the system, and connecting it to the LCD on the Spartan-3E kit. You will use the Create and Import Peripheral Wizard of Xilinx Platform Studio (XPS) to generate the peripheral templates. You will complete the peripheral by adding LCD interface logic in the templates. Next, you will connect the peripheral to the system and add pin location constraints to connect the LCD controller peripheral to the on-board LCD. Finally, you will verify operation in hardware using the provided software application.








Figure 1-36. Design updated from previous lab

# **Generate a Peripheral Template**

Step 10



You will use the Create/Import Peripheral Wizard to create a PLB bus peripheral template.

- **1** In XPS, select **Hardware** → **Create or Import Peripheral** to start the wizard
- Click Next to continue to the Create and Import Peripheral Wizard flow selection (Figure 1-36).








Figure 1-36. Create and Import User Peripheral Dialog Box

- In the Select Flow panel, select Create templates for a new peripheral and click Next
- Click next with the default option To an XPS project selected.




Figure 1-37. Repository or Project Dialog Box

• Click **Next** and enter *lcd\_ip* in the Name field, leave the default version number of 1.00.a, click **Next** (see Figure 1-38)





# Name and Version Indicate the name and version of your peripheral. Enter the name of your peripheral. This name will be used as the top HDL design entity. Name: [cd\_ip] Version: 1.00.a Major revision: Minor revision: Hardware/Software compatibility revision: 1 ② 00 ②

Figure 3-4. Provide Core Name and Version Number

6 Select Processor Local Bus (PB v4.6), and click Next




Figure 1-39. Select the PLB bus



Continuing with the wizard, select User Logic S/W Register support. Select only one software accessible register of 32-bit width. Generate template driver files.

In the IPIF Services panel, deselect Include data phase timer and click Next








Figure 1-40. IPIF Services Dialog Box

2 Click Next, accepting the default data width, and no burst and cache line support. Click Next to accept default number of registers (one)




Figure 1-41. User SW Registers

Scroll through the **IP Interconnect (IPIC)** panel, which displays the default IPIC signals that are available for the user logic based on the previous selection. Click **Next** 








Figure 1-42. IP Interconnect (IPIC) Dialog Box

In the Peripheral Simulation Support panel, leave Generate BFM simulation platform unchecked, and click Next




Figure 1-43. Peripheral Simulation Support Dialog Box

• In the Peripheral Implementation Options panel, click Generate template driver files to help you to implement software interface, leaving others unchecked








Figure 1-44. Peripheral Implementation Options Dialog Box

6 Click Next, and you will see the summary information panel




Figure 1-45. Congratulations Dialog Box

- Click **Finish** to close the wizard
- Olick on IP Catalog tab in XPS and observe that lcd\_ip is added to the Project Local pcores repository (Figure 1-46).








Figure 1-46. IP Catalog Updated Entry

The peripheral which you just added becomes part of the available cores list. Use Windows Explorer to browse to your project directory and ensure that the following structure has been created by the Create and Import Peripheral Wizard (**Figure 1-47**)




Figure 1-47. Structure Created by the Create and Import Peripheral Wizard





#### **Create the Peripheral**

Step 11



Update the MPD file to include the **lcd** data output of the LCD controller peripheral so the port can be connected in XPS.

Add a port called "lcd" to the MPD file.

- Open lcd\_ip\_v2\_1\_0.mpd in the pcores\lcd\_ip\_v1\_00\_a\data under lab4 directory.
- 2 Add following line before the SPLB Clk port under the Ports section

```
PORT lcd = " ", DIR = O, VEC = [0:6]
```

```
PARAMETER C_SPLB_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB, PARAMETER C_SPLB_P2P = 0, DT = INTEGER, BUS = SPLB, RANGE = (0, PARAMETER C_SPLB_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB, PARAMETER C_SPLB_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB_PARAMETER C_SPLB_CLK_PERIOD_PS = 10000, DT = INTEGER, BUS = SPLB_PARAMETER C_FAMILY = virtex5, DT = STRING
```

```
## Ports

PORT lcd = "", DIR = 0, VEC = [0:6]

PORT SPLB_Clk = "", DIR = I, SIGIS = CLK, BUS = SPLB

PORT SPLB_Rst = SPLB_Rst, DIR = I, SIGIS = RST, BUS = SPLB

PORT PLB_ABus = PLB_ABus, DIR = I, VEC = [0:31], BUS = SPLB

PORT PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB

PORT PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB

PORT PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB
```

#### Figure 1-48. Update the MPD file for the LCD Controller Peripheral

Save the file and close



Create the LCD controller using the appropriate HDL template files generated from the Create/Import peripheral wizard: lcd\_ip.vhd and user\_logic.vhd. You can edit these files using a standard text editor.

- Open lcd\_ip.vhd in the pcores\ lcd\_ip\_v1\_00\_a\hdl\vhdl directory.
- Add user port lcd of width 7 under USER ports added here token (see Figure 1-49)





```
148
         C_SPLB_AWIDTH
                                                                 := 32;
                                         : integer
         C SPLB DWIDTH
                                                                := 128;
149
                                        : integer
150
         C_SPLB_NUM_MASTERS
                                                                 := 8;
                                        : integer
                                       : integer
: integer
151
         C SPLB MID WIDTH
                                                                 := 3;
         C SPLB NATIVE DWIDTH
                                                                := 32;
152
         C_SPLB_P2P
                                                                := 0;
153
                                        : integer
154
         C SPLB SUPPORT BURSTS
                                        : integer : integer
                                                                 := 0;
         C SPLB SMALLEST MASTER
                                                                := 32;
155
156
         C_SPLB_CLK_PERIOD_PS
                                        : integer
                                                                 := 10000;
157
         C FAMILY
                                                                 := "virtex5"
                                         : string
         -- DO NOT EDIT ABOVE THIS LINE -----
158
159
       );
160
       port
161
         -- ADD USER PORTS BELOW THIS LINE -----
162
163
         --USER ports added here
164
                                          : out std_logic_vector(0 to 6);
         -- ADD USER PORTS ABOVE THIS LINE -----
165
166
167
         -- DO NOT EDIT BELOW THIS LINE -----
168
         -- Bus protocol ports, do not add to or delete
169
         SPLB Clk
                                         : in std logic;
170
         SPLB Rst
                                         : in std logic:
         PLB_ABus
                                         : in std_logic_vector(0 to 31);
: in std_logic_vector(0 to 31);
171
172
         PLB UABus
```

Figure 1-49. Add the User Port LCD

• Search for next -- USER and add port mapping statement, save the file and then close it

```
373
374
       -- instantiate User Logic
       _____
375
376
       USER_LOGIC_I : entity lcd_ip_v1_00_a.user_logic
377
         generic map
378
379
          -- MAP USER GENERICS BELOW THIS LINE -----
380
          --USER generics mapped here
          -- MAP USER GENERICS ABOVE THIS LINE ------
381
382
          C SLV DWIDTH
                                       => USER SLV DWIDTH,
383
          C_NUM_REG
                                       => USER NUM REG
384
385
         )
386
         port map
387
388
          -- MAP USER PORTS BELOW THIS LINE -----
389
          --USER ports mapped here
                                      => lcd,
390
           -- MAP USER PORTS ABOVE THIS LINE -----
391
392
393
          Bus2IP_C1k
                                       => ipif_Bus2IP_Clk,
394
           Bus2IP_Reset
                                       => ipif_Bus2IP_Reset,
395
           Bus2IP Data
                                       => ipif Bus2IP Data,
```

Figure 1-50. Add Port Mapping Statement

Open user\_logic.vhd file from the vhdl directory and add lcd port definition in the USER Ports area





```
entity user_logic is
85
      generic
86
87
        -- ADD USER GENERICS BELOW THIS LINE ------
88
        --USER generics added here
89
        -- ADD USER GENERICS ABOVE THIS LINE ------
90
91
        -- DO NOT EDIT BELOW THIS LINE -----
92
        -- Bus protocol parameters, do not add to or delete
        C DWIDTH
93
                                    : integer
                                                        := 32;
        C NUM CE
94
                                    : integer
                                                        := 1
        -- DO NOT EDIT ABOVE THIS LINE -----
95
96
      );
97
      port
98
        -- ADD USER PORTS BELOW THIS LINE ------
99
        --USER ports added here
100
       lcd : out std logic vector (0 to 6);
101
        -- ADD USER PORTS ABOVE THIS LINE -----
102
103
```

Figure 1-50. Add the lcd Port Definition

Search for next --USER and the enter the internal signal declaration according to the figure below

```
119
        attribute SIGIS : string;
        attribute SIGIS of Bus2IP_Clk
                                         : signal is "CLK";
121
        attribute SIGIS of Bus2IP Reset : signal is "RST";
122
123
     end entity user_logic;
124
125
     -- Architecture section
126
127
128
129
     architecture IMP of user_logic is
130
131
        --USER signal declarations added here, as needed for user logic
132
       signal lcd i
133
134
135
        -- Signals for user logic slave model s/w accessible register example
136
                                     : std_logic_vector(O to C_SLV_DWIDTH-1);
137
        signal slv reg0
                                               : std_logic_vector(0 to 0);
: std_logic_vector(0 to 0);
: std_logic_vector(0 to C_SLV_DWIDTH-1);
138
        signal slv_reg_write_sel
139
        signal slv_reg_read_sel
140
        signal slv_ip2bus_data
141
        signal slv read ack
                                                : std logic:
142
        signal slv_write_ack
                                                : std_logic:
```

Figure 1-50. Internal Signal Declaration for the User Logic

Search for **-USER logic implementation** and add the following code or copy it from lab 4 2 lcd user logic.vhd.





```
144
     begin
145
146
        --USER logic implementation added here
147
        1cd PROC : process (Bus2IP Clk) is
148
        begin
149
          if Bus2IP Clk'event and Bus2IP Clk = '1' then
            if Bus2IP_Reset = '1' then
150
151
              lcd_i <= (others => '0');
152
153
              if Bus2IP_WrCE(0) = '1' then
154
                 lcd i <= Bus2IP Data(25 to 31);</pre>
155
              end if:
156
            end if:
157
          end if:
158
        end process lcd_PROC;
159
        lcd <= lcd i;</pre>
160
```

Figure 1-51. Add Code

- Save changes and close the user\_logic.vhd
- Select Project → Rescan User Repositories to have the changes in effect

#### Add and Connect the Peripheral

Step 12



Add and connect the LCD peripheral to the PLB bus in the System Assembly View. Make internal and external port connections. Assign an address range to it. Establish the LCD data port as external FPGA pins and assign the pin location constraints so the peripheral interfaces to the LCD display on the Spartan-3E starter kit.

- In IP Catalog, select lcd\_ip core, drag and drop it in the System Assembly View panel
- Make sure that the **Bus Interfaces** filter is selected in the System Assembly View and click on the circle in the bus connection diagram to make bus connection (**Figure 1-52**)








Figure 1-52. Making Bus Connection

Select the **Ports** filter, and connect the **lcd** port of the **lcd\_ip\_0** instance as an external pin by selecting **Make External** (**Figure 3-21**)




Figure 1-53. Assign the lcd\_0 Instance

- Select Addresses filter and lock addresses of all devices except for the lcd\_ip\_0 instance.
- 6 Change the size of the lcd peripheral to 64K and click the Generate Addresses button.

Your results should look similar to that below (as shown in Figure 1-54)




Figure 1-54. Generate Addresses







Modify the system.ucf file to assign external LCD controller connections to the proper FPGA pin locations.

• Open the **system.ucf** file by double-clicking the **UCF File: data\system.ucf** entry under Project Files in the System tab. Copy it from lab\_4\_2\_lcd.ucf

Figure 1-55. Adding UCF Constraints

**3** Save and close the file

## Verify the Design in Hardware

Step 12



Add a software new software program. Use EDK to generate the configuration file and program the Spartan-3E xc3s500e-4fg320 device.

- Click on the **Applications** tab and remove **TestApp Memory.c** file from the sources
- 2 Add lcd.c file in sources
- Connect the USB and RS-232 cables to the XUP Spartan-3E board and power it up.
- Start a HyperTerminal with the following settings
  - Baud rate: 115200
  - Data bits: 8
  - Parity: none
  - Stop bits: 1
  - Flow control: none
- From EDK, click on Device Configuration → Download Bitstream to download the system to the FPGA

Note: this will perform the following steps

- Run platgen to generate the netlists
- Generate the bitstream
- Run libgen to generate the libraries and drivers
- Compile the program to generate the executable
- Update the BRAMs in the bitstream with the executable
- Download the bitstream to the FPGA

**Note:** Once the bitstream is downloaded, you should see the DONE LED ON and a message displayed in HyperTerminal as shown in **Figure 1-55** 








Figure 1-55. Screen Shot after the BitStream Downloading

You should see LCD Test Over in the HyperTerminal window and "MicroBlaze and FPGAs rules" on the LCD panel on the XUP Spartan-3E board

## **Update a Basic Software Application**

Step 13



Run LibGen to generate xparameters.h file which defines various symbolic parameters. Modify a software program to display the DIP switch settings on the LEDs.

- Run libgen by seelcting Software → Generate Libraries and BSPs to generate xparameters.h file
  - LibGen writes the xparameters.h file, which provides critical information for driver function calls.
- 2 In the Applications tab, remove lcd.c and add lab4 1.c to the TestApp Memory project

You will extend the functionality in **lab4\_1.c** by adding code to display switch settings on the LEDs

- Open the GPIO API documentation by right-clicking on LEDs\_8Bit peripheral in the System Assembly View and selecting Driver: gpio v2 12 a → View API Documentation
- View the various C and Header files associated with the GPIO by selecting **File List** at the top of the page.
- Click the header file **xgpio.h** and review the list of available function calls for the GPIO
- The following steps must be performed in the software application to enable writing to the GPIO: 1) Initialize the GPIO, 2) Set data direction, and 3) Write the data

Find the descriptions for the following functions by clicking links:

XGpio Initialize (XGpio \*InstancePtr, u16 DeviceId)

- o *InstancePtr* is a pointer to an Xgpio instance. The memory the pointer references must be pre-allocated by the caller. Further calls to manipulate the component through the XGpio API must be made with this pointer.
- DeviceId is the unique ID of the device controlled by this XGpio component. Passing in
  a device ID associates the generic XGpio instance to a specific device, as chosen by the
  caller or application developer.





#### 

- o *InstancePtr* is a pointer to the XGpio instance to be worked on.
- o *Channel* indicates the channel of the GPIO (1 or 2) to operate on
- O **DirectionMask** is a bit mask specifying which discretes are input and which are output. Bits set to 0 are output and bits set to 1 are input.

#### 

- o *InstancePtr* is a pointer to the XGpio instance to be worked on.
- o Channel indicates the channel of the GPIO (1 or 2) to operate on
- o **Data** is the data written to the discrete registers.
- Open the header file xparameters.h by double-clicking on Generated Header: microblaze\_0/include/xparameters.h under the microblaze\_0 instance for the TestApp\_Memory project in the Applications tab.




Figure 1-56. Double-Click the Generated Header File

In the xparameters.h file, find the following #define used to identify the LEDs\_8Bit peripheral:

#define XPAR LEDS 8BIT DEVICE ID

**Note:** The LEDS\_8BIT matches the instance name assigned in the MHS file for this peripheral.

This #define can be used in the XGpio\_Intialize function call.

Modify your C code to echo the dip switch settings on the LEDS (**Figure 1-57**) and save the application.





```
#include "xparameters.h"
 1
    #include "xgpio.h"
 2
 3
    #include "xutil.h"
 4
 5
 6
 7
    int main (void)
 8
9
10
       XGpio dip, push;
11
        int i, psb check, dip check;
        // define instance pointer for LEDs_8Bit device
12
13
       XGpio LEDs8_Bit;
14
15
       xil printf("-- Start of the Program --\r\n");
16
17
       XGpio_Initialize(&dip, XPAR_DIP_DEVICE_ID);
18
       XGpio_SetDataDirection(&dip, 1, 0xffffffff);
19
20
       XGpio Initialize (&push, XPAR PUSH DEVICE ID);
21
       XGpio SetDataDirection(&push, 1, 0xffffffff);
22
23
         <u>/ initialize and set data direction for LEDs_8Bit devi</u>ce
       XGpio_Initialize(&LEDs8_Bit, XPAR_LEDS_8BIT_DEVICE ID);
24
25
       XGpio SetDataDirection(&LEDs8 Bit, 1, 0x0);
26
27
        while (1)
28
29
          psb_check = XGpio_DiscreteRead(&push, 1);
          xil printf("Push Buttons Status %x\r\n", psb check);
30
31
          dip_check = XGpio_DiscreteRead(&dip, 1);
32
          xil printf("DIP Switch Status %x\r\n", dip check);
33
34
           / output dip switches value on LEDs 8Bit device
          XGpio DiscreteWrite(&LEDs8 Bit, 1, dip check);
35
36
37
          for (i=0; i<999999; i++);
38
       }
39
40
```

Figure 1-57. Partially Completed C File

• Click the compile button to compile the program.





# SDK Design Step 12

This lab guides you through the process of adding timers to an embedded system and writing a software application that utilizes these timers. The Software Developers Kit (SDK) will be used to create and debug the software application.




Figure 1-58. Design Updated from Previous step

# Add a Timer and Interrupt Controller

Step 13



Add the XPS timer and XPS Interrupt Controller peripherals to the design from the IP Catalog, and connect them to the system according to the following table.

xps_intc_0 instance	
plb_clk	sys_clk_s
Intr	timer1
Irq	Microblaze_0_INTERRUPT
delay instance	
CaptureTrig0	net_gnd
Interrupt	timer1
microblaze_0 instance	
INTERRUPT	Microblaze_0_INTERRUPT





- Add the XPS Timer/Counter peripheral from the DMA and Timer section of the IP Catalog and change its instance name to delay
- Add the XPS Interrupt Controller peripheral from the Clock, Reset, and Interrupt section of the IP Catalog
- So Connect the **timer** and **interrupt controller** as a 's' (slave) device to the PLB bus (see Figure 1-59)




Figure 1-59. Add and Connect the Interrupt Controller and Timer Peripherals

• Select size as 64K bytes from drop down box and click Generate Addresses.

Your results should look similar to that indicated in the figure below.





Figure 1-60. Generate Addresses for Interrupt Controller and Timer peripherals

- **9** In the **Ports** section, type in *timer1* as the **Interrupt** port connection of the **delay** instance, and hit enter.
- Make a new net connection (see **Figure 1-61**) for the **INTERRUPT** (external interrupt request) port on the microblaze\_0 instance by selecting **New Connection** from the dropdown box. This will create a net called **microblaze 0 INTERRUPT**.







#### § Figure 1-61. Make a new net connection to connect the MicroBlaze Interrupt port

- Connect the interrupt controller and timer as follows (refer to Figure 1-60)
  - Connect interrupt output port **Irq** of the **xps\_intc\_0** instance to the MicroBlaze interrupt input port using the *microblaze 0 INTERRUPT* net.
  - Click in intr field of xps\_intc\_0 field to open the Interrupt Connection Dialog. Click on timer1 on left side, and click on sign to add to the Connected Interrupts field (right), and then click OK.




Figure 1-62. Connecting the Timer and Interrupt Controller

• Change the net name of **CaptureTrig0** port of **delay** instance to *net gnd*.




Figure 1-62. Connections Snapshot between Timer and Interrupt Controller

- Double-click on **delay** to open its parameters box and check **Only One Timer is Present**. Click **OK** to accept the changes and close the dialog box
- **9** Select Hardware → Generate Bitstream





## **Create an SDK Software Project**

Step 14



Launch SDK and create a new software application project for the lab XPS project. Import the lab\_sdk.c source file.

- **•** Open SDK by selecting Software → Launch Platform Studio SDK
- **2** Select **Import XPS Application Projects** and click **Next**.




Figure 1-62. Managed Make C Project

• Put a check mark next to **TestApp\_Memory** and click **Finish**.

This creates the directory **SDK\_Projects/TestApp\_Memory**, which is a copy of the TestApp\_Memory software application project that was originally created with Base System Builder.

Add lab\_sdk.c by selecting File → Import. In the Import wizard. Double-click on File System and browse the directory to select them. Check the lad\_sdk.c source file and click Finish to add the file to the project. For Into Folder, browse to and select TestApp Memory. Click Finish








Figure 1-63. Importing Source Code

- In the left hand **Navigator** tab, double click on the **lab\_sdk.c** file to open it in the editor. The file is built as soon as it is opened, and note that both the **Problems** and **Console** tabs on the bottom report several compilation errors. The project is automatically built each time files in the project are edited and saved. Note also that the project outline on the right side is updated to reflect the libraries and routines used in the source file
- In the **Problems** tab, double-click on the second red x for the parse error. This will bring you around to the line 86.

```
/* Initialize and set the direction of the GPIO connected to
79
80
    XGpio_Initialize(&gpio, XPAR_LEDS_8BIT_DEVICE_ID);
81
    XGpio SetDataDirection(&gpio,LEDChan, 0);
82
83
    /* Start the interrupt controller */
    XIntc mMasterEnable(XPAR XPS INTC O BASEADDR);
84
    XIntc mEnableIntr(XPAR XPS INTC O BASEADDR, 0x1);
85
86
87
    /* Set the gpio as output on high 8 bits (LEDs)*/
88
   XGpio mSetDataReg(XPAR LEDS 8BIT DEVICE ID, LEDChan,
    xil printf("The value of count = %d\n\r", count);
```

Figure 1-64. First Error

- Add the missing global variable declaration as **unsigned int**, initialize it to the value of 1, and save the file. The first error message should disappear.
- Click the next error message to highlight the problem in the source code





```
100
 101
      /* Start the timers */
      XTmrCtr mSetControlStatusReg(XPAR DELAY BASEADDR, O, XTC CSR
 102
                              XTC CSR AUTO RELOAD MASK | XTC CSR DOW
 103
      /* Enable MB interrupts */
 104
 105
      //microblaze enable interrupts();
 106
 107
      /* Wait for interrupts to occur */
 108
      while (1) {
0109
        if (one second flag) {
 110
             count mod 3 = count % 3;
 111
             if(count mod 3 = 0)
 112
                 xil printf("Interrupt taken at %d seconds \n\r",co
 113
             one second flag=0;
             xil printf(".");
 114
 115
 116
        )
 117}
```

Figure 1-65. Second Error

• Add the missing global variable declaration as **int**, inititalize it to the value of 0, and save the file. The additional error messages should disappear.

## Write an Interrupt Handler

Step 15



Create the interrupt handler for the XPS timer. This source code is defined from lab sdk ext.c

- Go to where the interrupt handler function has already been stubbed out in the source file (a fast way to do this is to double-click on the function in the outline view).
- 2 Create new local variable for the **timer\_int\_handler** function:

### unsigned int csr;



The first step in creating an XPS timer interrupt handler is to verify that the XPS timer caused the interrupt. This can be determined by looking at the XPS Timer Control Status Register. Open the API documentation to determine how the Control Status Register works.

- In the XPS System Assembly View window, right-click the delay instance and select View PDF Datasheet to open the data sheet
- Go to the **Register Description** section in the data sheet and study the **TCSR0** Register. Notice that bit 23 has the following description:

#### **Timer0 Interrupt**

Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1

Read:

0 - No interrupt has occurred





#### 1 - Interrupt has occurred

Write:
0 No change in state of T0INT
1 Clear T0INT (clear to '0')

The level 0 driver for the XPS timer provides two functions that read and write to the Control Status Register. View the timer API doc by right-clicking on the delay instance in the System Assembly View and selecting Driver:tmrctr\_v1\_10\_b → View API

Documentation. In the API document, click on the File List link at the top of the document, then click on the link labeled xtmrctr\_l.h in the file list. This brings up the document on identifiers and the low-level driver functions declared in this header file. Scroll down in the document and click on the link for the XTmrCtr\_mGetControlStatusReg() function to read more about this function. Use this function to determine whether an interrupt has occurred. The following is the pertinent information found in the XPS timer documentation:

### $XTmrCtr\_mGetControlStatusReg\ (\ BaseAddress,\ TmrCtrNumber\ )$

Get the Control Status Register of a timer counter

- o Parameters:
  - BaseAddress is the base address of the device.
  - TmrCtrNumber is the specific timer counter within the device, a zero-based number, 0 -> (XTC\_DEVICE\_TIMER\_COUNT - 1)
- Returns:
  - o The value read from the register, a 32-bit value
- Add the **XTmrCtr\_mGetControlStatusReg** function call to the code with the associated parameters. The resulting 32-bit return value should be stored in the variable *csr*.

## csr = XTmrCtr mGetControlStatusReg(baseaddr, 0);

Note: Substitute **baseaddr** with the base address for the **delay** peripheral. Refer to xparameters.h

- Complete the Interrupt handler (see Figure 1-66) according to the steps below
  - 1. Test to see if bit 23 is set by ANDing *csr* with the XTC\_CSR\_INT\_OCCURED\_MASK parameter.
  - 2. Increment a counter if an interrupt was taken.
  - 3. Display the count value by using the **LEDs\_8Bit** peripheral and print the value using xil printf (same functionality as printf with the exception of floating-point handling)

Hint: You may use the XGpio DiscreteWrite () function

4. Clear the interrupt by using the following function call:

XTmrCtr mSetControlStatusReg(baseaddr, 0, csr);





```
53 void timer_int_handler(void * baseaddr_p) {
      /* Add variable declarations here */
55
      unsigned int csr;
56
57
      /* Read timer O CSR to see if it raised the interrupt */
      csr = XTmrCtr mGetControlStatusReg(XPAR DELAY BASEADDR, 0);
58
59
      /* If the interrupt occured, then increment a counter and set one second flag */
60
      if (csr & XTC_CSR_INT_OCCURED MASK)
61
62
63
          count++;
64
          one second flag = 1;
65
66
67
      /* Display the count on the LEDS and print it using the UART */
      XGpio DiscreteWrite(&gpio, LEDChan, count);
69
      xil_printf("Count value is: %x\r\n",count);
70
71
      /* Clear the timer interrupt */
72
      XTmrCtr_mSetControlStatusReg(XPAR_DELAY_BASEADDR, 0, csr);
73
74)
```

Figure 1-66. Completed Interrupt Handler Code

• Save the file, this should compile the source successully.


## **Add Linker Script**

Step 16



Remove TestApp\_Memory\_linker\_script.ld file. Assign lab\_sdk\_LinkScr.ld as the linker script for building the project and compile the application.

- Click on the C/C++ Projects tab on the left side
- Right-click on TestApp\_Memory and select Properties to open the Properties dialog box (or select Project → Properties from the menu)



- **⑤** Figure 5-11. Software Project
  - In the left hand window of the **Properties** dialog, select the C/C++ Build item
  - Select the **Linker Script** option and click the **delete** button ( ) to remove the TestApp Memory linker script.ld script file.
  - Click the Add button ( and add the lab sdk LinkScr.ld file (Figure 1-68).








Figure 1-68. Adding Linker Script

6 Click **OK** to exit the **Properties** dialogue which will also recompile the program.

# **Verify Operation in Hardware**

Step 17



Generate the bitstream and download to the Spartan-3E starter kit.

- Connect and power the board
- **2** Select **Device Configuration** → **Program FPGA**
- **Select TestApp\_Memory.elf** the Initialization ELF.




Figure 5-13. Selecting executable for BRAM initialization

4 Click Save and Program

This will configure the FPGA and you should observe a message on the hyperterminal window indicating the count value. The LEDs should be flickering.





```
The value of count = 1
.Count value is: 2
.Count value is: 3
Interrupt taken at 3 seconds
.Count value is: 4
.Count value is: 5
.Count value is: 6
Interrupt taken at 6 seconds
.Count value is: 7
.Count value is: 8
.Count value is: 9
Interrupt taken at 9 seconds
```

Figure 1-70. HyperTerminal Output

## **Debugging Using SDK**

Step 18



**Configure Target Connection Settings** 

- On the SDK Menu, select Run → Run...
   This will present a screen summarizing the existing Launch Configurations
- 2 Under Configurations, select Xilinx C/C++ ELF
- 3 Click on **New** to add a new Launch configuration.




Figure 1-71. Setting Up Run Configuration

• Click on the **Run** button to establish a connection between the debugger and hardware target

You should see output displayed on hyperterminal since the program is running.





• In the XMD Console view, type 'stop' at the XMD% prompt to stop the running process (Figure 1-72)




Figure 1-72. SDK's XMD Console



Launch Debugger and debug.

• On the SDK Menu, select  $Run \rightarrow Debug...$ 

This will present a screen summarizing the existing Launch Configurations

**2** Click on **Debug.** If a dialog box appears asking you to confirm whether to switch to the Debug Perspective, click **Yes** 

This opens the Debug perspective. The debugger is automatically connected to the processor via XMD. The processor will be suspended automatically (breakpoint) at the first statement in main()

3 Click on the **Resume** button. The application will run




Figure 1-73. Resuming an Application

• Click on the **Thread[0] (Running)** line in the **Debug** window (left) and click the **Suspend** button to suspend operation.








Figure 1-74. Suspending a Running Application

- Right click in the **Variables** tab and select **Add Global Variables** ... All global variables will be displayed. Select **count** variable and click **OK**
- 6 Right click on **count** and make sure that **Enable** is selected



Monitor variables and memory content.

• Double-click to set a breakpoint on the line in lab\_sdk.c where count is written to LED

```
57
      /* Read timer O CSR to see if it raised the interrupt */
58
      csr = XTmrCtr mGetControlStatusReg(XPAR DELAY BASEADDR, 0);
59
60
      /* If the interrupt occured, then increment a counter and set one second flag */
61
      if (csr & XTC CSR INT OCCURED MASK)
62
          count++;
64
          one_second_flag = 1;
65
66
68
      XGpio_DiscreteWrite(&gpio, LEDChan, count);
      xil printf("Count value is: %x\r\n",count);
70
```

#### Figure 1-75. Setting Breakpoint

2 Click on **Resume** button to continue executing the program up until the breakpoint.

As you do step over, you will notice that the **count** variable value is changing.

- **3** Click on the memory tab. If you do not see it, go to **Window** → **Show View** → **Memory**
- Click the + sign to add a Memory Monitor




Figure 1-76. Add Memory Monitor

• Enter the address for the **count** variable as follows, and click OK







Figure 5-21. Monitoring a Variable

6 Click the **Resume** button to continue execution of the program.

Notice that the count variables increment every time you click resume.




Figure 1-77. Viewing Memory Content of the count variable

Terminate the session by clicking on the **Terminate** button.




Figure 1-78. Terminating a Debug Session

Close the SDK application





## **HW/SW System Debug Lab: MicroBlaze**

Step 18

You will extend the system created in the previous lab by adding Chipscope ICON and IBA cores. The IBA core will be added to the PLB bus. You will set trigger conditions in the Chipscope Analyzer software (running on PC) to capture bus transactions when the value of the count variable is written to the LEDs. When the hardware trigger condition is met, you will see that the software debugger stops at the line of code that was last executed.




Figure 1-79. Complete MicroBlaze System

## **Instantiate ChipScope Cores**

Step 19



Add the ChipScope cores using the Debug Configuration wizard. Configure the device and the design to the following ports, as shown in the Figure 1-80. Setup the trigger to trigger when a certain values are on the PLB address, PLB data, and PLB control bus.

Xilinx EDK Tool Lab www.xilinx.com 1-53








Figure 1-80. ChipScope Core Connections

**1** Select **Debug** → **Debug Configuration** 




Figure 1-81. Debug Configuration Dialogue

Click the Add Chipscope Peripheral... button and select the first option, To monitor PLB v4.6 bus signals (adding PLB IBA). Click OK.








Figure 1-82. Add the PLB IBA

❸ Click to put a check mark in the Bus Write Data Signals field and set the Select the Number of signal samples you want to collect option to 512. Make sure you have the options selected according to Figure 1-83.




Figure 1-83. Setting Basic Debug Configuration Options for the PLB\_IBA

Olick the Advanced tab. Under the User tab, in the Trigger In, PLB Reset and PLB Error Status panel, uncheck the Enable probing system reset and system error signals field and set Match unit type to basic









Figure 1-84. Setting Trigger In, PLB Reset and PLB Error Status options

Select Extended as the Match Unit Type for the PLB Address and PLB Write Data busses



• Click **OK**, and view the Bus Interface noting the newly added Chipscope Cores in the System Assembly View








Figure 1-85. Chipscope Cores Automatically added to MicroBlaze System

**3** Select Hardware → Generate Bitstream

## Setup SDK and ChipScope

Step 20



Open an SDK project and establish a connection to the target using XMD. Having successfully generated your design it is possible to begin viewing it in operation using the **SDK debugger** and **ChipScope Pro** tools.

Starting the SDK debugger (Software Debug)

- **1** Launch SDK: select **Software** → **Launch Platform Studio SDK**
- **2** Click **cancel** when the wizard opens
- Delete the existing project that was created in Lab (right-click on TestApp\_Memory and select delete **do not delete contents**)
- Import the lab\_sdk project: go to File → Import → Existing Projects into Workspace and browse to the lab\SDK\_projects\TestApp\_Memory. Click OK.








Figure 1-86. Importing an Existing Project into SDK

- 6 With TestApp Memory selected under Projects, click Finish.
- With the board connected and powered, select Device Configuration → Program FPGA to update the bitstream with the executable and download the bitstream to the FPGA.

Operation should still be the same.

Setup the target XMD connection by selecting Run → Run..., and click the Run button Operation should still be the same.




Figure 1-87. Specify Project and .elf Location

**10** Invoke the debugger by selecting  $\mathbf{Run} \to \mathbf{Debug...}$ , and then click the  $\mathbf{Debug}$  button.

The SDK Debugger should now be connected to the target and operation should be suspended (**Figure 1-88**). Code operation will be halted at the first line following the main() routine.








Figure 1-88. SDK Debugger Connected to Target via XMD



Starting ChipScope Pro (Hardware Debug)

- Launch the ChipScope Pro Analyzer tool from the program group or desktop icon
- Click on the Open Cable/Search JTAG chain icon. This will identify the devices on the JTAG chain (Figure 1-89). Click OK to open ChipScope Pro Analyzer with default Trigger Setup and Waveform signal windows.




Figure 1-89. ChipScope JTAG Device Order

- Select File → Import. In the Signal Import dialogue click on the Select New File button.
- Browse to the sources directory and the select the following chipscope definition and connection file (CDC) C:\lab\chipscope\_plbv46\_iba\_0.cdc and click OK.
  The CDC file contains signals associated with the PLB core which should now be listed in the Trigger Setup and Waveform signal windows.

## Perform HW/SW Verification

Step 21



Setup the trigger to capture 32 data samples when count values greater than 5 are written to the LEDs.

• Set M0:TRG0 PLB\_RNW bit == 0 by clicking the + sign under M0 and selecting the PLB\_RNW bit and changing its value to 0 under Value field





- Change the Radix of M1 and M2 from binary (Bin) to Hexadecimal (Hex) by clicking on the respective boxes and selecting Hex
- Set M1:TRIG1 == 8144\_0000 (or base address of LEDs\_8Bit peripheral) and M2:TRIG2 > 0000\_0005 by selecting and adjusting the value box
- Click the field under Trigger Condition Equation, which opens the Trigger Condition: TriggerCondition0 dialog box. Select M0 and Select M1, and then click OK to close.

The Trigger Condition Equation field should now display M0 && M1. Click OK.

- Set the trigger window depth to 32 and position to 0
- Set the **Storage Qualification** (M0 && M1&&M2) so that you capture count values greater than 5 when written to the LEDs 8Bit peripheral.

Your settings should be similar to Figure 1-90.




Figure 1-90. Chipscope Trigger Settings

- Delete all the signals from the **Waveform** window using [Shift Select] except for **PLB RNW**.
- In the Signals window, select PLB\_ABus and PLB\_wrDBus and add them to the waveform by right click on each bus and selecting Add To View (see Figure 1-91).




Figure 1-91. Chipscope Waveform View Setup

**9** Setup the trigger by selecting **Trigger Setup**  $\rightarrow$  **Run**.







Run Software debugger and wait for the condition to trigger

• In software debugger window (opened before) click on **Resume** to continue with debug.

The ILA core will trigger when a value greater than 5 is written to the LEDs. The buffer will be filled with 32 data samples, which will be displayed in Chipscope-Pro Analyzer (see **Figure 1-92**).




Figure 1-92. Chipscope-Pro Debug Results

- 2 Stop the debugger in SDK
- **❸** Close SDK, XPS, and ChipScope programs